

Clean Version of Pending Claims

STRUCTURE AND METHOD FOR DUAL GATE OXIDE THICKNESSES

Applicant: Kie Y. Ahn et al.
Serial No.: 09/943,324

FEB 19 2003

Claims 33-40 and 55-86, as of February 12, 2002 (date response to Final Office Action filed w/ RCE).

1 33. (Amended) A logic device and a memory device structure on a single substrate, comprising:
a first transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the first transistor includes a dielectric layer of a first thickness, including a top layer which exhibits a high resistance to oxidation at high temperatures, separating a gate from the channel region; and
a second transistor having a source and a drain region in the substrate separated by a channel region in the substrate, wherein the second transistor includes a dielectric layer of second thickness different from the first thickness, separating a gate from the channel region.

2 34. The structure of claim 33, wherein the first transistor is a transistor for the logic device and the second transistor is a transistor for the memory device.

3 35. The structure of claim 33, wherein the first transistor having a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers.

4 36. The structure of claim 33, wherein the first transistor having a dielectric layer of a first thickness includes a bottom layer of silicon dioxide (SiO_2) and a top layer of silicon nitride (Si_3N_4).

5 37. The structure of claim 33, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

28. The structure of claim ~~23~~, wherein the second transistor having a dielectric layer of second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

29. The structure of claim ~~23~~, wherein the first transistor which includes a dielectric layer of a first thickness and having a top layer which exhibits a high resistance to oxidation at high temperatures includes a top layer of silicon nitride (Si_3N_4) which comprises approximately a third of the first thickness of the dielectric layer.

30. The structure of claim ~~23~~, wherein the first transistor which includes a dielectric layer of a first thickness includes a dielectric layer having a thickness of less than 7 nanometers, wherein the dielectric layer has a bottom layer of silicon dioxide (SiO_2), and wherein the top layer is silicon nitride (Si_3N_4).

55. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);
a top layer which exhibits a high resistance to oxidation at high temperatures; and

1 2 a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

56. The structure of claim ~~55~~, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

57. The structure of claim ~~55~~, wherein first dielectric layer of a first thickness includes silicon dioxide (SiO_2) and the top layer includes silicon nitride (Si_3N_4).

~~58.~~ ¹² The structure of claim ~~55~~, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

~~59.~~ ¹³ The structure of claim ~~55~~, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

~~60.~~ ¹⁴ The structure of claim ~~55~~, wherein the top layer includes a top layer of silicon nitride (Si_3N_4) which comprises approximately a third of the first thickness of the first dielectric layer.

~~61.~~ ¹⁵ The structure of claim ~~55~~, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

~~62.~~ ¹⁶ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);

a top layer which exhibits a high resistance to boron penetration at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

~~63.~~ ¹⁷ The structure of claim ~~62~~, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

~~64.~~ ¹⁸ The structure of claim ~~62~~, wherein first dielectric layer of a first thickness includes silicon dioxide (SiO_2) and the top layer includes silicon nitride (Si_3N_4).

19 14
65. The structure of claim 62, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

20 16
66. The structure of claim 62, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

21
67. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);
a silicon nitride (Si_3N_4) top layer which exhibits a high resistance to oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

22 21
68. The structure of claim 67, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

23 21
69. The structure of claim 67, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

24 21
70. The structure of claim 67, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

25 21
71. The structure of claim 67, wherein the silicon nitride (Si_3N_4) top layer includes a silicon nitride (Si_3N_4) top layer with a thickness of approximately a third of the first thickness of the first dielectric layer.

22 24
22. The structure of claim 21, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

23 24
23. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);
a top layer of approximately a third of the first thickness, which exhibits a high resistance oxidation at high temperatures; and

a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness.

24 24
24. The structure of claim 23, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

25 24
25. The structure of claim 23, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

26 24
26. The structure of claim 23, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

27 24
27. The structure of claim 23, wherein the second dielectric layer of a second thickness includes a dielectric layer having a thickness of less than 12 nanometers.

28 24
28. (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

a first dielectric layer of a first thickness less than 5 nanometers (nm);
a top layer which exhibits a high resistance to oxidation at high temperatures; and
a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

33 *33*
~~70.~~ The structure of claim ~~76~~, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

34 *34*
~~80.~~ The structure of claim ~~76~~, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

35 *35*
~~81.~~ The structure of claim ~~76~~, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

36 *36*
~~82.~~ (Amended) A logic device and a memory device structure on a single substrate, comprising:

a first transistor, wherein the first transistor includes:

 a first dielectric layer of a first thickness less than 5 nanometers (nm);
 a silicon nitride (Si_3N_4) top layer of approximately a third of the first thickness, which exhibits a high resistance to oxidation at high temperatures; and

 a second transistor, wherein the second transistor includes a second dielectric layer of a second thickness different from the first thickness, wherein the second thickness is less than 12 nanometers (nm).

37 *36*
~~83.~~ The structure of claim ~~82~~, wherein the top layer exhibits a high resistance to boron penetration at high temperatures.

~~31~~ 32 The structure of claim ~~32~~, wherein the first dielectric layer and the top layer together have a thickness of less than 7 nanometers (nm).

~~31~~ 34 The structure of claim ~~32~~, wherein the second dielectric layer of a second thickness includes a dielectric layer formed entirely of silicon dioxide (SiO_2).

~~31~~ 35 ⁴⁰ (Amended) A logic device and a memory device structure on a single substrate formed by the method comprising:

1 forming a pair of transistor channel regions on the single substrate;
2 forming a pair of gate oxides to a first thickness on the pair of channel regions;
3 wherein forming the pair of gate oxides to a first thickness includes forming the pair of gate oxides to a thickness of less than 5 nanometers (nm) by krypton plasma generated atomic oxygen at approximately 400 degrees Celsius;
4 forming a thin dielectric layer on one of the pair of gate oxides, wherein the thin dielectric layer exhibits resistance to oxidation at high temperatures; and
5 forming the other of the pair of gate oxides to a second thickness different from the first thickness.